Espressif Systems /ESP32-C6 /EXTMEM /L1_BYPASS_CACHE_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as L1_BYPASS_CACHE_CONF

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BYPASS_L1_ICACHE0_EN)BYPASS_L1_ICACHE0_EN 0 (BYPASS_L1_ICACHE1_EN)BYPASS_L1_ICACHE1_EN 0 (BYPASS_L1_ICACHE2_EN)BYPASS_L1_ICACHE2_EN 0 (BYPASS_L1_ICACHE3_EN)BYPASS_L1_ICACHE3_EN 0 (BYPASS_L1_DCACHE_EN)BYPASS_L1_DCACHE_EN

Description

Bypass Cache configure register

Fields

BYPASS_L1_ICACHE0_EN

The bit is used to enable bypass L1-ICache0. 0: disable bypass, 1: enable bypass.

BYPASS_L1_ICACHE1_EN

The bit is used to enable bypass L1-ICache1. 0: disable bypass, 1: enable bypass.

BYPASS_L1_ICACHE2_EN

Reserved

BYPASS_L1_ICACHE3_EN

Reserved

BYPASS_L1_DCACHE_EN

The bit is used to enable bypass L1-DCache. 0: disable bypass, 1: enable bypass.

Links

() ()